

8 – BIT LOAD GROUP

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments |
|----------------|--------------------|-------|---|---|---|---|-----|---|---|---------|-----|-----|-----|--------------|-----------------|-----------------|-----------|
| | | S | Z | | H | | P/V | N | C | 76 | 543 | 210 | Hex | | | | |
| LD r, s | r ← s | • | • | X | • | X | • | • | • | 01 | r | s | | 1 | 1 | 4 | r, s Reg. |
| LD r, n | r ← n | • | • | X | • | X | • | • | • | 00 | r | 110 | | 2 | 2 | 7 | 000 B |
| | | | | | | | | | | ← | n | → | | | | | 001 C |
| LD r, (HL) | r ← (HL) | • | • | X | • | X | • | • | • | 01 | r | 110 | | 1 | 2 | 7 | 010 D |
| LD r, (IX + d) | r ← (IX + d) | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 3 | 5 | 19 | 011 E |
| | | | | | | | | | | 01 | r | 110 | | | | | 100 H |
| | | | | | | | | | | ← | d | → | | | | | 101 L |
| LD r, (IY + d) | r ← (IY + d) | • | • | X | • | X | • | • | • | 11 | 111 | 101 | FD | 3 | 5 | 19 | 111 A |
| | | | | | | | | | | 01 | r | 110 | | | | | |
| | | | | | | | | | | ← | d | → | | | | | |
| LD (HL), r | (HL) ← r | • | • | X | • | X | • | • | • | 01 | 110 | r | | 1 | 2 | 7 | |
| LD (IX + d), r | (IX + d) ← r | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 3 | 5 | 19 | |
| | | | | | | | | | | 01 | 110 | r | | | | | |
| | | | | | | | | | | ← | d | → | | | | | |
| LD (IY + d), r | (IY + d) ← r | • | • | X | • | X | • | • | • | 11 | 111 | 101 | FD | 3 | 5 | 19 | |
| | | | | | | | | | | 01 | 110 | r | | | | | |
| | | | | | | | | | | ← | d | → | | | | | |
| LD (HL), n | (HL) ← n | • | • | X | • | X | • | • | • | 00 | 110 | 110 | 36 | 2 | 3 | 10 | |
| | | | | | | | | | | ← | n | → | | | | | |
| LD (IX + d), n | (IX + d) ← n | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 4 | 5 | 19 | |
| | | | | | | | | | | 00 | 110 | 110 | 36 | | | | |
| | | | | | | | | | | ← | d | → | | | | | |
| | | | | | | | | | | ← | n | → | | | | | |
| LD (IY + d), n | (IY + d) ← n | • | • | X | • | X | • | • | • | 11 | 111 | 101 | FD | 4 | 5 | 19 | |
| | | | | | | | | | | 00 | 110 | 110 | 36 | | | | |
| | | | | | | | | | | ← | d | → | | | | | |
| | | | | | | | | | | ← | n | → | | | | | |
| LD A, (BC) | A ← (BC) | • | • | X | • | X | • | • | • | 00 | 001 | 010 | 0A | 1 | 2 | 7 | |
| LD A, (DE) | A ← (DE) | • | • | X | • | X | • | • | • | 00 | 011 | 010 | 1A | 1 | 2 | 7 | |
| LD A, (nn) | A ← (nn) | • | • | X | • | X | • | • | • | 00 | 111 | 010 | 3A | 3 | 4 | 13 | |
| | | | | | | | | | | ← | n | → | | | | | |
| | | | | | | | | | | ← | n | → | | | | | |
| LD (BC), A | (BC) ← A | • | • | X | • | X | • | • | • | 00 | 000 | 010 | 02 | 1 | 2 | 7 | |
| LD (DE), A | (DE) ← A | • | • | X | • | X | • | • | • | 00 | 010 | 010 | 12 | 1 | 2 | 7 | |
| LD (nn), A | (nn) ← A | • | • | X | • | X | • | • | • | 00 | 110 | 010 | 32 | 3 | 4 | 13 | |
| | | | | | | | | | | ← | n | → | | | | | |
| | | | | | | | | | | ← | n | → | | | | | |
| LD A, I | A ← I | ↑ | ↓ | X | 0 | X | IFF | 0 | • | 11 | 101 | 101 | ED | 2 | 2 | 9 | |
| | | | | | | | | | | 01 | 010 | 111 | 57 | | | | |
| LD A, R | A ← R | ↑ | ↓ | X | 0 | X | IFF | 0 | • | 11 | 101 | 101 | ED | 2 | 2 | 9 | |
| | | | | | | | | | | 01 | 011 | 111 | 5F | | | | |
| LD I, A | I ← A | • | • | X | • | X | • | • | • | 11 | 101 | 101 | ED | 2 | 2 | 9 | |
| | | | | | | | | | | 01 | 000 | 111 | 47 | | | | |
| LD R, A | R ← A | • | • | X | • | X | • | • | • | 11 | 101 | 101 | ED | 2 | 2 | 9 | |
| | | | | | | | | | | 01 | 001 | 111 | 4F | | | | |

Note: r, s means any of the registers A, B, C, D, E, H, L
IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V Flag

Flag Notation: • = flag not affected, 0 = flag is reset, 1 = flag is set,
↑ = flag is affected according to the result of the operation

16 – BIT LOAD GROUP

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments | |
|-------------|--|-------|---|---|---|---|-----|---|---|---------|-----|-----|-----|--------------|-----------------|-----------------|----------|------|
| | | S | Z | | H | | P/V | N | C | 76 | 543 | 210 | Hex | | | | | |
| LD dd, nn | dd ← nn | • | • | X | • | X | • | • | • | 00 | dd0 | 001 | | 3 | 3 | 10 | dd | Pair |
| | | | | | | | | | | ← | n | → | | | | | 00 | BC |
| | | | | | | | | | | ← | n | → | | | | | 01 | DE |
| LD IX, nn | IX ← nn | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 4 | 4 | 14 | 10 | HL |
| | | | | | | | | | | 00 | 100 | 001 | 21 | | | | 11 | SP |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD IY, nn | IY ← nn | • | • | X | • | X | • | • | • | 11 | 111 | 101 | FD | 4 | 4 | 14 | | |
| | | | | | | | | | | 00 | 100 | 001 | 21 | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD HL, (nn) | H ← (nn + 1) L ← (nn) | • | • | X | • | X | • | • | • | 00 | 101 | 010 | 2A | 3 | 5 | 16 | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD dd, (nn) | dd _H ← (nn + 1) dd _L ← (nn) | • | • | X | • | X | • | • | • | 11 | 101 | 101 | ED | 4 | 6 | 20 | | |
| | | | | | | | | | | 01 | dd1 | 011 | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD IX, (nn) | IX _H ← (nn + 1) IX _L ← (nn) | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 4 | 6 | 20 | | |
| | | | | | | | | | | 00 | 101 | 010 | 2A | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD IY, (nn) | IY _H ← (nn + 1) IY _L ← (nn) | • | • | X | • | X | • | • | • | 11 | 111 | 101 | FD | 4 | 6 | 20 | | |
| | | | | | | | | | | 00 | 101 | 010 | 2A | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD (nn), HL | (nn + 1) ← H (nn) ← L | • | • | X | • | X | • | • | • | 00 | 100 | 010 | 22 | 3 | 5 | 16 | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD (nn), dd | (nn+1) ← dd _H (nn) ← dd _L | • | • | X | • | X | • | • | • | 11 | 101 | 101 | ED | 4 | 6 | 20 | | |
| | | | | | | | | | | 01 | dd0 | 011 | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD (nn), IX | (nn+1) ← IX _H (nn) ← IX _L | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 4 | 6 | 20 | | |
| | | | | | | | | | | 00 | 110 | 010 | 22 | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD (nn), IY | (nn+1) ← IY _H (nn) ← IY _L | • | • | X | • | X | • | • | • | 11 | 111 | 101 | FD | 4 | 6 | 20 | | |
| | | | | | | | | | | 00 | 100 | 010 | 22 | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| LD SP, HL | SP ← HL | • | • | X | • | X | • | • | • | 11 | 111 | 001 | F9 | 1 | 1 | 6 | | |
| LD SP, IX | SP ← IX | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 2 | 2 | 10 | | |
| | | | | | | | | | | 11 | 111 | 001 | F9 | | | | | |
| LD SP, IY | SP ← IY | • | • | X | • | X | • | • | • | 11 | 111 | 101 | FD | 2 | 2 | 10 | | |
| | | | | | | | | | | 11 | 111 | 001 | F9 | | | | | |
| PUSH qq | (SP.2) ← qq _L (SP.1) ← qq _H | • | • | X | • | X | • | • | • | 11 | qq0 | 101 | | 1 | 3 | 11 | qq | Pair |
| | | | | | | | | | | | | | | | | | 00 | BC |
| | | | | | | | | | | | | | | | | | 01 | DE |
| PUSH IX | (SP.2) ← IX _L (SP.1) ← IX _H | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 2 | 4 | 15 | 10 | HL |
| | | | | | | | | | | 11 | 100 | 101 | E5 | | | | 11 | AF |
| | | | | | | | | | | | | | | | | | | |
| PUSH IY | (SP.2) ← IY _L (SP.1) ← IY _H | • | • | X | • | X | • | • | • | 11 | 111 | 101 | FD | 2 | 4 | 15 | | |
| | | | | | | | | | | 11 | 100 | 101 | E5 | | | | | |
| | | | | | | | | | | | | | | | | | | |
| POP qq | qq _H ← (SP+1) qq _L ← (SP) | • | • | X | • | X | • | • | • | 11 | qq0 | 001 | | 1 | 3 | 10 | | |
| | | | | | | | | | | | | | | | | | | |
| POP IX | IX _H ← (SP+1) IX _L ← (SP) | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 2 | 4 | 14 | | |
| | | | | | | | | | | 11 | 100 | 001 | E1 | | | | | |
| | | | | | | | | | | | | | | | | | | |
| POP IY | IY _H ← (SP+1) IY _L ← (SP) | • | • | X | • | X | • | • | • | 11 | 111 | 101 | FD | 2 | 4 | 14 | | |
| | | | | | | | | | | 11 | 100 | 001 | E1 | | | | | |

Note: dd is any of the register pairs BC, DE, HL, SP
 qq is any of the register pairs AF, BC, DE, HL
 (PAIR)_H.(PAIR)_L refer to high order and low order eight bits of the register pair respectively
 e.g. BC_L = C. AF_H = A

Flog Notation • flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
 flag is affected according to the result of the operation.

EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments | | |
|---------------------|---------------------------------|-------|----------------|---|-----|---|----------------|----|-----|---------|-----|-----|-----|--------------|-----------------|-----------------|----------|---|--|
| | | S | Z | H | P/V | N | C | 76 | 543 | 210 | Hex | | | | | | | | |
| EX DE, HL | DE ↔ HL | • | • | X | • | X | • | • | • | • | 11 | 101 | 011 | EB | 1 | 1 | 4 | | |
| EX AF, AF' | AF ↔ AF' | • | • | X | • | X | • | • | • | • | 00 | 001 | 000 | 08 | 1 | 1 | 4 | | |
| EXX | BC ↔ BC' | • | • | X | • | X | • | • | • | • | 11 | 011 | 001 | D9 | 1 | 1 | 4 | Register bank and auxiliary register bank exchange | |
| | DE ↔ DE' | | | | | | | | | | | | | | | | | | |
| | HL ↔ HL' | | | | | | | | | | | | | | | | | | |
| EX (SP), HL | H ↔ (SP+1) | • | • | X | • | X | • | • | • | • | 11 | 100 | 011 | E3 | 1 | 5 | 19 | | |
| | L ↔ (SP) | | | | | | | | | | | | | | | | | | |
| EX (SP), IX | IX _H ↔ (SP+1) | • | • | X | • | X | • | • | • | • | 11 | 011 | 101 | DD | 2 | 6 | 23 | | |
| | IX _L ↔ (SP) | | | | | | | | | | 11 | 100 | 011 | E3 | | | | | |
| EX (SP), IY | IY _H ↔ (SP+1) | • | • | X | • | X | • | • | • | • | 11 | 111 | 101 | FD | 2 | 6 | 23 | | |
| | IY _L ↔ (SP) | | | | | | | | | | 11 | 100 | 011 | E3 | | | | | |
| LDI | (DE) ← (HL) | • | • | X | 0 | X | ↓ ^① | 0 | • | • | 11 | 101 | 101 | ED | 2 | 4 | 16 | Load (HL) into (DE), increment the pointers and decrement the byte counter (BC) | |
| | DE ← DE+1 | | | | | | | | | | 10 | 100 | 000 | AD | | | | | |
| | HL ← HL+1 | | | | | | | | | | | | | | | | | | |
| | BC ← BC-1 | | | | | | | | | | | | | | | | | | |
| LDIR | (DE) ← (HL) | • | • | X | 0 | X | 0 | 0 | • | • | 11 | 101 | 101 | ED | 2 | 5 | 21 | if BC ≠ 0 | |
| | DE ← DE+1 | | | | | | | | | | 10 | 110 | 000 | B0 | | | | | |
| | HL ← HL+1 | | | | | | | | | | | | | | | | | | |
| | BC ← BC-1 | | | | | | | | | | | | | | | | | | |
| | Repeat until BC = 0 | | | | | | | | | | | | | | | | | | |
| LDD | (DE) ← (HL) | • | • | X | 0 | X | ↓ ^① | 0 | • | • | 11 | 101 | 101 | ED | 2 | 4 | 16 | | |
| | DE ← DE-1 | | | | | | | | | | 10 | 101 | 000 | A8 | | | | | |
| | HL ← HL-1 | | | | | | | | | | | | | | | | | | |
| | BC ← BC-1 | | | | | | | | | | | | | | | | | | |
| LDDR | (DE) ← (HL) | • | • | X | 0 | X | 0 | 0 | • | • | 11 | 101 | 101 | ED | 2 | 5 | 21 | if BC ≠ 0 | |
| | DE ← DE-1 | | | | | | | | | | 10 | 111 | 000 | B8 | | | | | |
| | HL ← HL-1 | | | | | | | | | | | | | | | | | | |
| | BC ← BC-1 | | | | | | | | | | | | | | | | | | |
| Repeat until BC = 0 | | | | | | | | | | | | | | | | | | | |
| CPI | A ← (HL) | ↓ | ↓ ^② | X | ↓ | X | ↓ ^① | 1 | • | • | 11 | 101 | 101 | ED | 2 | 4 | 16 | | |
| | HL ← HL+1 | | | | | | | | | | 10 | 100 | 001 | A1 | | | | | |
| | BC ← BC-1 | | | | | | | | | | | | | | | | | | |
| CPIR | A ← (HL) | ↓ | ↓ ^② | X | ↓ | X | ↓ ^① | 1 | • | • | 11 | 101 | 101 | ED | 2 | 5 | 21 | if BC ≠ 0 and A ≠ (HL) | |
| | HL ← HL+1 | | | | | | | | | | 10 | 110 | 001 | B1 | | | | | |
| | BC ← BC-1 | | | | | | | | | | | | | | | | | | |
| | Repeat until A = (HL) or BC = 0 | | | | | | | | | | | | | | | | | | |
| CPD | A ← (HL) | ↓ | ↓ ^② | X | ↓ | X | ↓ ^① | 1 | • | • | 11 | 101 | 101 | ED | 2 | 4 | 16 | | |
| | HL ← HL-1 | | | | | | | | | | 10 | 101 | 001 | A9 | | | | | |
| | BC ← BC-1 | | | | | | | | | | | | | | | | | | |
| CPDR | A ← (HL) | ↓ | ↓ ^② | X | ↓ | X | ↓ ^① | 1 | • | • | 11 | 101 | 101 | ED | 2 | 5 | 21 | if BC ≠ 0 and A ≠ (HL) | |
| | HL ← HL-1 | | | | | | | | | | 10 | 111 | 001 | B9 | | | | | |
| | BC ← BC-1 | | | | | | | | | | | | | | | | | | |
| | Repeat until A = (HL) or BC = 0 | | | | | | | | | | | | | | | | | | |

Note: ① /V flag is 0 if the result of BC-1 = 0, otherwise P/V = 1
 ② flag is 1 if A = (HL), otherwise Z = 0.

Flag Notation • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
 ↓ = flag is affected according to the result of the operation.

8 - BIT ARITHMETIC AND LOGICAL GROUP

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments |
|---------------|---------------------------------|-------|---|---|---|-----|---|---|----|---------|-----|-----|----|--------------|-----------------|-----------------|-----------------------------------|
| | | S | Z | X | H | P/V | N | C | 76 | 543 | 210 | Hex | | | | | |
| ADD A, r | $A \leftarrow A + r$ | ↓ | ↓ | X | ↓ | X | V | 0 | ↓ | 10 | 000 | r | | 1 | 1 | 4 | r Reg. |
| ADD A, n | $A \leftarrow A + n$ | ↓ | ↓ | X | ↓ | X | V | 0 | ↓ | 11 | 000 | 110 | | 2 | 2 | 7 | 000 ← n → 001 010 011 |
| ADD A, (HL) | $A \leftarrow A + (HL)$ | ↓ | ↓ | X | ↓ | X | V | 0 | ↓ | 10 | 000 | 110 | | 1 | 2 | 7 | 011 |
| ADD A, (IX+d) | $A \leftarrow A + (IX+d)$ | ↓ | ↓ | X | ↓ | X | V | 0 | ↓ | 11 | 011 | 101 | DD | 3 | 5 | 19 | 100 H 101 L 111 A |
| ADD A, (IY+d) | $A \leftarrow A + (IY+d)$ | ↓ | ↓ | X | ↓ | X | V | 0 | ↓ | 10 | 000 | 110 | | 1 | 2 | 7 | 011 |
| ADC A, s | $A \leftarrow A + s + CY$ | ↓ | ↓ | X | ↓ | X | V | 0 | ↓ | | 001 | | | | | | |
| SUB s | $A \leftarrow A - s$ | ↓ | ↓ | X | ↓ | X | V | 1 | ↓ | | 010 | | | | | | |
| SBC A, s | $A \leftarrow A - s - CY$ | ↓ | ↓ | X | ↓ | X | V | 1 | ↓ | | 011 | | | | | | |
| AND s | $A \leftarrow A \text{ AND } s$ | ↓ | ↓ | X | 1 | X | P | 0 | 0 | | 100 | | | | | | |
| OR s | $A \leftarrow A \text{ OR } s$ | ↓ | ↓ | X | ↓ | X | P | 0 | 0 | | 110 | | | | | | |
| XOR s | $A \leftarrow A \text{ XOR } s$ | ↓ | ↓ | X | ↓ | X | P | 0 | 0 | | 101 | | | | | | |
| CP s | $A \leftarrow s$ | ↓ | ↓ | X | ↓ | X | V | 1 | ↓ | | 111 | | | | | | |
| INC r | $r \leftarrow r + 1$ | ↓ | ↓ | X | ↓ | X | V | 0 | • | 00 | r | 100 | | 1 | 1 | 4 | |
| INC (HL) | $(HL) \leftarrow (HL) + 1$ | ↓ | ↓ | X | ↓ | X | V | 0 | • | 00 | 110 | 100 | | 1 | 3 | 11 | |
| INC (IX+d) | $(IX+d) \leftarrow (IX+d) + 1$ | ↓ | ↓ | X | ↓ | X | V | 0 | • | 11 | 011 | 101 | DD | 3 | 6 | 23 | |
| INC (IY+d) | $(IY+d) \leftarrow (IY+d) + 1$ | ↓ | ↓ | X | ↓ | X | V | 0 | • | 00 | 110 | 100 | | 1 | 3 | 11 | |
| DEC s | $s \leftarrow s - 1$ | ↓ | ↓ | X | ↓ | X | V | 1 | • | 11 | 111 | 101 | FD | 3 | 6 | 23 | |

s is any of r, n, (HL), (IX+d), (IY+d), p, q, as shown for the ADD instruction. The indicated bits replace the 000 the ADD set above

s is any of r, (HL), (IX+d), (IY+d) as shown for INC. DEC same format and states as INC. Repkace 1 0 th 101 n Op-Cod

Note: The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V = 1 means overflow, V = 0 means not overflow, P = 1 means parity of the result is even. P = 0 means parity of the result is odd.

Flog Notation • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown. ↓ = flag is affected according to the result of the operation.

GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments |
|----------|---|-------|---|---|---|-----|---|---|----|---------|-----|-----|----|--------------|-----------------|-----------------|--------------------------------|
| | | S | Z | X | H | P/V | N | C | 76 | 543 | 210 | Hex | | | | | |
| DAA | Converts acc. content into packed BCD following add or subtract with packed BCD operands. | ↓ | ↓ | X | ↓ | X | P | • | ↓ | 00 | 100 | 111 | 27 | 1 | 1 | 4 | Decimal adjust accumulator |
| CPL | $A \leftarrow \bar{A}$ | • | • | X | 1 | X | • | 1 | • | 00 | 101 | 111 | 2F | 1 | 1 | 4 | Complement accumulator (One's) |
| NEG | $A \leftarrow \bar{A} + 1$ | ↓ | ↓ | X | ↓ | X | V | 1 | ↓ | 11 | 101 | 101 | ED | 2 | 2 | 8 | Negate acc, (two's complement) |
| CCF | $CY \leftarrow \bar{CY}$ | • | • | X | X | X | • | 0 | ↓ | 00 | 111 | 111 | 3F | 1 | 1 | 4 | Complement carry |
| SCF | $CY \leftarrow 1$ | • | • | X | 0 | X | • | 0 | 1 | 00 | 110 | 111 | 37 | 1 | 1 | 4 | Set carry flag |
| NOP | No operation | • | • | X | • | X | • | • | • | 00 | 000 | 000 | 00 | 1 | 1 | 4 | |
| HALT | CPU halted | • | • | X | • | X | • | • | • | 01 | 110 | 110 | 76 | 1 | 1 | 4 | |
| DI* | IFF - 0 | • | • | X | • | X | • | • | • | 11 | 110 | 011 | F3 | 1 | 1 | 4 | |
| EI* | IFF - 1 | • | • | X | • | X | • | • | • | 11 | 111 | 011 | FB | 1 | 1 | 4 | |
| IM 0 | Set interrupt mode 0 | • | • | X | • | X | • | • | • | 11 | 101 | 101 | ED | 2 | 2 | 8 | |
| IM 1 | Set interrupt mode 1 | • | • | X | • | X | • | • | • | 11 | 101 | 101 | ED | 2 | 2 | 8 | |
| IM 2 | Set interrupt mode 2 | • | • | X | • | X | • | • | • | 11 | 101 | 101 | ED | 2 | 2 | 8 | |
| | | | | | | | | | | 01 | 011 | 110 | 5E | | | | |

Note: IFF indicates th interrupt enable flip-flop
 CY indicates the carry flip-flop
 rr is any of the register pairs BC, DE, IY, SP.

Flag Notation • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
 ↓ = flag is affected according to the result of the operation.

Interrupts are not sampled at the of EI or DI

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments |
|------------|--------------------|-------|---|---|---|---|-----|---|---|----------|------------|------------|----------|--------------|-----------------|-----------------|---|
| | | S | Z | | H | | P/V | N | C | 76 | 543 | 210 | Hex | | | | |
| ADD HL,ss | HL ← HL + ss | • | • | X | X | X | • | 0 | ↓ | 00 | ss1 | 011 | | 1 | 3 | 11 | ss Reg. 00 BC |
| ADC HL,ss | HL ← HL + ss + CY | ↓ | ↓ | X | X | X | V | 0 | ↓ | 11 01 | 101 ss1 | 101 010 | ED | 2 | 4 | 15 | 01 DE 10 HL 11 SP |
| SBC HL, ss | HL ← HL - ss - CY | ↓ | ↓ | X | X | X | V | 1 | ↓ | 11 01 | 101 ss0 | 101 010 | ED | 2 | 4 | 15 | |
| ADD IX, pp | IX ← IX + pp | • | • | X | X | X | • | 0 | ↓ | 11 00 | 011 pp1 | 101 001 | DD | 2 | 4 | 15 | pp Reg. 00 BC 01 DE 10 IX 11 SP |
| ADD IY, rr | IY ← IY + rr | • | • | X | X | X | • | 0 | ↓ | 11 00 | 111 rr1 | 101 001 | FD | 2 | 4 | 15 | rr Reg. 00 BC 01 DE 10 IY 11 SP |
| INC ss | ss ← ss + 1 | • | • | X | • | X | • | • | • | 00 | ss0 | 011 | | 1 | 1 | 6 | |
| INC IX | IX ← IX + 1 | • | • | X | • | X | • | • | • | 11 00 | 011 100 | 101 011 | DD 23 | 2 | 2 | 10 | |
| INC IY | IY ← IY + 1 | • | • | X | • | X | • | • | • | 11 00 | 111 100 | 101 011 | FD 23 | 2 | 2 | 10 | |
| DEC ss | ss ← ss - 1 | • | • | X | • | X | • | • | • | 00 | ss1 | 011 | | 1 | 1 | 6 | |
| DEC IX | IX ← IX - 1 | • | • | X | • | X | • | • | • | 11 00 | 011 101 | 101 011 | DD 28 | 2 | 2 | 10 | |
| DEC IY | IY ← IY - 1 | • | • | X | • | X | • | • | • | 11 00 | 111 101 | 101 011 | FD 28 | 2 | 2 | 10 | |

Note: ss is any of the register pairs BC, DE, HL, SP
pp is any of the register pairs BC, DE, IX, SP
rr is any of the register pairs BC, DE, IY, SP.

Flog Notation • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
↓ = flag is affected according to the result of the operation.

ROTATE AND SHIFT GROUP

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments | |
|------------|--------------------|-------|---|---|---|-----|---|---|----|---------|-----|-----|----|--------------|-----------------|-----------------|---|---|
| | | S | Z | X | H | P/V | N | C | 76 | 543 | 210 | Hex | | | | | | |
| RLCA | | • | • | X | 0 | X | • | 0 | ↓ | 00 | 000 | 111 | 7 | 1 | 1 | 4 | Rotate left circular accumulator | |
| RLA | | • | • | X | 0 | X | • | 0 | ↓ | 00 | 010 | 111 | 17 | 1 | 1 | 4 | Rotate left accumulator | |
| RRCA | | • | • | X | 0 | X | • | 0 | ↓ | 00 | 001 | 111 | 0F | 1 | 1 | 4 | Rotate right circular accumulator | |
| RRA | | • | • | X | 0 | X | • | 0 | ↓ | 00 | 011 | 111 | 1F | 1 | 1 | 4 | Rotate right accumulator | |
| RLC r | | ↓ | ↓ | X | 0 | X | P | 0 | ↓ | 11 | 001 | 011 | CB | 2 | 2 | 8 | Rotate left circular accumulator | |
| RLC (HL) | | ↓ | ↓ | X | 0 | X | P | 0 | ↓ | 11 | 001 | 011 | CB | 2 | 4 | 15 | r Reg. 000 B 001 C 010 D 011 E 100 H 101 L 111 A | |
| RLC (IX+d) | | ↓ | ↓ | X | 0 | X | P | 0 | ↓ | 11 | 011 | 101 | DD | 4 | 6 | 23 | | |
| RLC (IY+d) | | ↓ | ↓ | X | 0 | X | P | 0 | ↓ | 11 | 111 | 101 | FD | 4 | 6 | 23 | | |
| RL s | | ↓ | ↓ | X | 0 | X | P | 0 | ↓ | 00 | 000 | 110 | | | | | Instruction format and states are as shown for RLC's To form new Op-Code replace 000 Of RLC's With Shown Code | |
| RRC s | | ↓ | ↓ | X | 0 | X | P | 0 | ↓ | 00 | 001 | 110 | | | | | | |
| RR s | | ↓ | ↓ | X | 0 | X | P | 0 | ↓ | 00 | 011 | 110 | | | | | | |
| SLA s | | ↓ | ↓ | X | 0 | X | P | 0 | ↓ | 00 | 100 | 110 | | | | | | |
| SRA s | | ↓ | ↓ | X | 0 | X | P | 0 | ↓ | 00 | 101 | 110 | | | | | | |
| SRL s | | ↓ | ↓ | X | 0 | X | P | 0 | ↓ | 00 | 111 | 110 | | | | | | |
| RLD | | ↓ | ↓ | X | 0 | X | P | 0 | • | 11 | 101 | 101 | ED | 2 | 5 | 18 | | Rotate digit left and right between the accumulator and location (HL). The content of the upper half of the accumulator is unaffected |
| RRD | | ↓ | ↓ | X | 0 | X | P | 0 | • | 11 | 101 | 101 | ED | 2 | 5 | 18 | | |
| | | | | | | | | | | 01 | 101 | 111 | 6F | | | | | |
| | | | | | | | | | | 01 | 100 | 11 | 67 | | | | | |

Flog Notation • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
 ↓ = flag is affected according to the result of the operation.

8 – BIT SET, RESET AND TEST GROUP

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments | | |
|----------------------------|--|-------|-----|---|---|---|-----|---|---|---------|-----|-----|-----|--------------|-----------------|-----------------|------------|------|---|
| | | S | Z | | H | | P/V | N | C | 76 | 543 | 210 | Hex | | | | | | |
| BIT b, r | $Z \leftarrow \bar{r}_b$ | X | ↓ | X | 1 | X | X | 0 | • | 11 | 001 | 011 | CB | 2 | 2 | 8 | r | Reg. | |
| BIT b, (HL) | $Z \leftarrow \overline{(HL)_b}$ | X | ↓ | X | 1 | X | X | 0 | • | 11 | 001 | 011 | CB | 2 | 3 | 12 | 000 | | |
| | | | | | | | | | | 01 | b | r | | | | | 001 | | |
| BIT b, (IX+d) _b | $Z \leftarrow \overline{(IX+d)_b}$ | X | ↓ | X | 1 | X | X | 0 | • | 11 | 001 | 101 | DD | 4 | 5 | 20 | 011 | H | |
| | | | | | | | | | | 11 | 001 | 011 | CB | | | | 100 | | L |
| | | | | | | | | | | ← | d | → | 101 | | | | A | | |
| | | | | | | | | | | 01 | b | 110 | 111 | | | | Bit Tested | | |
| BIT b, (IY+d) _b | $Z \leftarrow \overline{(IY+d)_b}$ | X | ↓ | X | 1 | X | X | 0 | • | 11 | 111 | 101 | FD | 4 | 5 | 20 | 000 | 0 | |
| | | | | | | | | | | 11 | 001 | 011 | CB | | | | 001 | 1 | |
| | | | | | | | | | | ← | d | → | 010 | | | | 2 | | |
| | | | | | | | | | | 01 | b | 110 | 011 | | | | 3 | | |
| | | | | | | | | | | | | | 100 | | | | 4 | | |
| | | | | | | | | | | | | | 101 | | | | 5 | | |
| | | | | | | | | | | | | | 110 | | | | 6 | | |
| | | | 111 | 7 | | | | | | | | | | | | | | | |
| SET b, r | $r_b \leftarrow 1$ | • | • | X | • | X | • | • | • | 11 | 001 | 011 | CB | 2 | 2 | 8 | | | |
| SET b, (HL) | $(HL)_b \leftarrow 1$ | • | • | X | • | X | • | • | • | 11 | b | r | CB | 2 | 4 | 15 | | | |
| | | | | | | | | | | 11 | b | 110 | | | | | | | |
| SET b, (IX+d) | $(IX+d)_b \leftarrow 1$ | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 4 | 6 | 23 | | | |
| | | | | | | | | | | 11 | 001 | 11 | CB | | | | | | |
| | | | | | | | | | | ← | d | → | | | | | | | |
| SET b, (IY+d) | $(IY+d)_b \leftarrow 1$ | • | • | X | • | X | • | • | • | 11 | b | 110 | FD | 4 | 6 | 23 | | | |
| | | | | | | | | | | 11 | 001 | 011 | | | | | CB | | |
| | | | | | | | | | | ← | d | → | | | | | | | |
| | | | | | | | | | | 11 | b | 110 | | | | | | | |
| RES b, s | $s_b \leftarrow 0$ $s \equiv r, (HL), (IX+d), (IY+d)$ | • | • | X | • | X | • | • | • | 10 | | | | | | | | | To from new Op Code replace 11 of SET b, s with 10 flags and time states states for SET instruction |

Note: The notation s indicates bit b (0 to 7) or location s.

Flog Notation • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
 ↓ = flag is affected according to the result of the operation.

JUMP GROUP

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments | |
|-----------|--|-------|---|---|---|---|-----|---|---|---------|-------|-----|-----|--------------|-----------------|-----------------|----------|----------------------|
| | | S | Z | | H | | P/V | N | C | 76 | 543 | 210 | Hex | | | | | |
| JP nn | PC ← nn | • | • | X | • | X | • | • | • | 11 | 000 | 011 | C3 | 3 | 3 | 10 | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| | | | | | | | | | | ← | n | → | | | | | | |
| JP cc, nn | if condition cc is true PC ← nn, other wise continue | • | • | X | • | X | • | • | • | 11 | cc | 010 | | 3 | 3 | 10 | cc | Condition |
| | | | | | | | | | | ← | n | → | | | | | 000 | Z non zero |
| | | | | | | | | | | ← | n | → | | | | | 001 | zero |
| | | | | | | | | | | ← | n | → | | | | | 010 | C non carry |
| | | | | | | | | | | | | | | | | | 011 | arry |
| | | | | | | | | | | | | | | | | | 100 | O parity odd |
| | | | | | | | | | | | | | | | | | 101 | E parity even |
| | | | | | | | | | | | | | | | | | 110 | sing positive |
| | | | | | | | | | | | | | | | | | 111 | ing negative |
| JR e | PC ← PC + e | • | • | X | • | X | • | • | • | 00 | 011 | 000 | 18 | 2 | 3 | 12 | | |
| | | | | | | | | | | ← | e - 2 | → | | | | | | |
| JR C, e | if C = 0, continue | • | • | X | • | X | • | • | • | 00 | 111 | 000 | 38 | 2 | 2 | 7 | | if condition not met |
| | | | | | | | | | | ← | e - 2 | → | | | | | | |
| | if C = 1, PC ← PC + e | | | | | | | | | | | | | 2 | 3 | 12 | | if condition is met |
| JR NC, e | if C = 1, continue | • | • | X | • | X | • | • | • | 00 | 110 | 000 | 30 | 2 | 2 | 7 | | if condition not met |
| | | | | | | | | | | ← | e - 2 | → | | | | | | |
| | if C = 0, PC ← PC + e | | | | | | | | | | | | | 2 | 3 | 12 | | if condition is met |
| JR Z, e | if Z = 0 continue | • | • | X | • | X | • | • | • | 00 | 101 | 000 | 28 | 2 | 2 | 7 | | if condition not met |
| | | | | | | | | | | ← | e - 2 | → | | | | | | |
| | if Z = 1, PC ← PC + e | | | | | | | | | | | | | 2 | 3 | 12 | | if condition is met |
| JR NZ, e | if Z = 1, continue | • | • | X | • | X | • | • | • | 00 | 100 | 000 | 20 | 2 | 2 | 7 | | if condition not met |
| | | | | | | | | | | ← | e - 2 | → | | | | | | |
| | if Z = 0, PC ← PC + e | | | | | | | | | | | | | 2 | 3 | 12 | | if condition is met |
| JP (HL) | PC ← HL | • | • | X | • | X | • | • | • | 11 | 101 | 001 | E9 | 1 | 1 | 4 | | |
| JP (IX) | PC ← IX | • | • | X | • | X | • | • | • | 11 | 011 | 101 | DD | 2 | 2 | 8 | | |
| | | | | | | | | | | 11 | 101 | 001 | E9 | | | | | |
| JP (IY) | PC ← IY | • | • | X | • | X | • | • | • | 11 | 111 | 101 | FD | 2 | 2 | 8 | | |
| | | | | | | | | | | 11 | 101 | 001 | E9 | | | | | |
| DJNZ, e | B ← B - 1 | • | • | X | • | X | • | • | • | 00 | 010 | 000 | 10 | 2 | 2 | 8 | | if B = 0 |
| | if B = 0 continue | | | | | | | | | ← | e - 2 | → | | | | | | |
| | if B ≠ 0 PC ← PC + e | | | | | | | | | | | | | 2 | 2 | 13 | | if B ≠ 0 |

Note: e represents the extension in the relative addressing mode.
e is a signed two's complement number in the range <126, 129>
e - 2 in the op-code provides an effective address of PC + e as PC is incremented by 2 prior to the addition of e.

Flag Notation: • = flag not affected, 0 = flag is reset, 1 = flag is set, X = flag is unknown

↑ = flag is affected according to the result of the operation

CALL AND RETURN GROUP

| Mnemonic | Symbolic Operation | Flags | | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments | |
|-------------------|--|-------|---|---|---|-----|---|---|----|---------|-----|-----|----|--------------|-----------------|-----------------|----------------|-----------------|
| | | S | Z | X | H | P/V | N | C | 76 | 543 | 210 | Hex | | | | | | |
| CALL nn | (SP.1) ← PC _H (SP.2) ← PC _L PC ← nn | • | • | X | • | X | • | • | • | 11 | 001 | 101 | CD | 3 | 5 | 17 | | |
| CALL cc, nn | if condition cc is false | • | • | X | • | X | • | • | • | 11 | cc | 100 | | 3 | 3 | 10 | if cc is false | |
| | continue otherwise same as CALL nn | | | | | | | | | ← | n | → | | 3 | 5 | 17 | if cc is true | |
| RET | PC _L ← (SP) PC ← (SP+1) | • | • | X | • | X | • | • | • | 11 | 001 | 001 | C9 | 1 | 3 | 10 | | |
| RET _{cc} | if condition cc is false | • | • | X | • | X | • | • | • | 11 | cc | 000 | | 1 | 1 | 5 | if cc is false | |
| | continue otherwise same as RET | | | | | | | | | | | | | 1 | 3 | 11 | if cc is true | |
| RETI | Return from interrupt | • | • | X | • | X | • | • | • | 11 | 101 | 101 | ED | 2 | 4 | 14 | 011 | C carry |
| | | | | | | | | | | 01 | 001 | 101 | 4D | | | | 100 | PO parity odd |
| RETN ¹ | Return from non maskable interrupt | • | • | X | • | X | • | • | • | 11 | 101 | 101 | ED | 2 | 4 | 14 | 101 | PE parity even |
| | | | | | | | | | | 01 | 000 | 101 | 45 | | | | 110 | P sing positive |
| RST _p | (SP-1) ← PC _H (SP-2) ← PC _L PC _H ← 0 PC _L ← p | • | • | X | • | X | • | • | • | 11 | t | 111 | | 1 | 3 | 11 | | |
| | | | | | | | | | | | | | | | | | t | p |
| | | | | | | | | | | | | | | | | | 000 | 0H |
| | | | | | | | | | | | | | | | | | 001 | 8H |
| | | | | | | | | | | | | | | | | | 010 | 0H |
| | | | | | | | | | | | | | | | | | 011 | 8H |
| | | | | | | | | | | | | | | | | | 100 | 0H |
| | | | | | | | | | | | | | | | | | 101 | 8H |
| | | | | | | | | | | | | | | | | | 110 | 0H |
| | | | | | | | | | | | | | | | | | 111 | 8H |

Note: ¹ Instruction also IFF₂ ← IFF₁

Flag Notation: • = flag not affected, 0 = flag is reset, 1 = flag is set, X = flag is unknown
 ↑ = flag is affected according to the result of the operation

INPUT AND OUTPUT GROUP

| Mnemonic | Symbolic Operation | Flags | | | | | | | Op-Code | | | | No. of Bytes | No. of M Cycles | No. of T States | Comments | |
|------------|---|-------|--------|---|-----|---|---|----|---------|-----|-----|-----|--------------|-----------------|----------------------|----------|---|
| | | S | Z | H | P/V | N | C | 76 | 543 | 210 | Hex | | | | | | |
| IN A, (n) | $A \leftarrow (n)$ | • | • | X | • | X | • | • | • | 11 | 011 | 011 | DB | 2 | 3 | 11 | n to $A_0 \sim A_7$ Acc to $A_8 \sim A_{15}$ |
| IN r, (C) | $r \leftarrow (C)$ if r = 110 only the flags will be affected | ↓ | ↓ | X | ↓ | X | P | 0 | • | 11 | 101 | 101 | ED | 2 | 3 | 12 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| INI | (HL) \leftarrow (C) B \leftarrow B - 1 HL \leftarrow HL + 1 | X | ① ↓ | X | X | X | X | 1 | X | 11 | 101 | 101 | ED | 2 | 4 | 16 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| INIR | (HL) \leftarrow (C) B \leftarrow B - 1 HL \leftarrow HL + 1 Repat until B = 0 | X | 1 | X | X | X | X | 1 | X | 11 | 101 | 101 | ED | 2 | 5 (if B \neq 0) | 21 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| | | | | | | | | | | 10 | 110 | 010 | B2 | 2 | 4 (if B = 0) | 16 | |
| IND | (HL) \leftarrow (C) B \leftarrow B - 1 HL \leftarrow HL - 1 | X | ① ↓ | X | X | X | X | 1 | X | 11 | 101 | 101 | ED | 2 | 4 | 16 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| INDR | (HL) \leftarrow (C) B \leftarrow B - 1 HL \leftarrow HL - 1 Repat until B = 0 | X | ↓ | X | X | X | X | 1 | X | 11 | 101 | 101 | ED | 2 | 5 (if B \neq 0) | 21 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| | | | | | | | | | | 10 | 111 | 010 | BA | 2 | 4 (if B = 0) | 16 | |
| OUT (n), A | $(n) \leftarrow A$ | • | • | X | • | X | • | • | • | 11 | 010 | 011 | D3 | 2 | 3 | 11 | n to $A_0 \sim A_7$ Acc to $A_8 \sim A_{15}$ |
| OUT (C), r | $(C) \leftarrow r$ | • | • | X | • | X | • | • | • | 11 | 101 | 101 | ED | 2 | 3 | 12 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| OUTI | (C) \leftarrow (HL) B \leftarrow B - 1 HL \leftarrow HL + 1 | X | ① ↓ | X | X | X | X | 1 | X | 11 | 101 | 101 | ED | 2 | 4 | 16 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| OTIR | (C) \leftarrow (HL) B \leftarrow B - 1 HL \leftarrow HL + 1 Repat until B = 0 | X | ↓ | X | X | X | X | 1 | X | 11 | 101 | 101 | ED | 2 | 5 (if B \neq 0) | 21 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| | | | | | | | | | | 10 | 100 | 011 | B3 | 2 | 4 (if B = 0) | 16 | |
| OUTD | (C) \leftarrow (HL) B \leftarrow B - 1 HL \leftarrow HL - 1 | X | ① ↓ | X | X | X | X | 1 | X | 11 | 101 | 101 | ED | 2 | 4 | 16 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| OTDR | (C) \leftarrow (HL) B \leftarrow B - 1 HL \leftarrow HL - 1 Repat until B = 0 | X | ① ↓ | X | X | X | X | 1 | X | 11 | 101 | 101 | ED | 2 | 5 (if B \neq 0) | 21 | C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$ |
| | | | | | | | | | | 10 | 111 | 011 | BB | 2 | 4 (if B = 0) | 16 | |

Note: ① if the result of B - 1 is zero the Z flag is set, otherwise it is reset

Flog Notation • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.
↓ = flag is affected according to the result of the operation.